非常抱歉，
你要访问的页面不存在，
非常抱歉，
你要访问的页面不存在，
非常抱歉，
你要访问的页面不存在，
验证码：
职称:Murali Annavaram, Ph.D., Associate Professor of Electrical Engineering and Computer Science
所属学校:University of Southern California
所属院系:Electrical Engineering
所属专业:Electrical and Electronics Engineering
联系方式:(213) 740-3299
Ph.D. in Electrical Engineering and Computer Science, 2001, University of Michigan. Murali Annavaram is an Associate Professor in the Ming Hsieh Department of Electrical Engineering at USC. Prior to his appointment at USC he was a visiting research faculty at Nokia Research Center Palo Alto. His research at Nokia focused on exploring features required for mobile devices in order to provide location and context-aware computing services. Prior to Nokia he was a senior research scientist at Intel Microprocessor Research Labs where his research spanned the entire spectrum of systems architecture ranging from high level software issues to low level device variations. His research at Intel focused on a wide range of topics: 3D stacking, EPI throttling for power efficient CMP designs, impact of process variability on chip designs, characterizing server workloads for improving simulation and tracing technologies. Murali received his PhD from University of Michigan in 2001 focusing on prefetching techniques for irregular application. Murali enjoys hiking, running, and best of all traveling around the world with his wife and three year old handful!
Ph.D. in Electrical Engineering and Computer Science, 2001, University of Michigan. Murali Annavaram is an Associate Professor in the Ming Hsieh Department of Electrical Engineering at USC. Prior to his appointment at USC he was a visiting research faculty at Nokia Research Center Palo Alto. His research at Nokia focused on exploring features required for mobile devices in order to provide location and context-aware computing services. Prior to Nokia he was a senior research scientist at Intel Microprocessor Research Labs where his research spanned the entire spectrum of systems architecture ranging from high level software issues to low level device variations. His research at Intel focused on a wide range of topics: 3D stacking, EPI throttling for power efficient CMP designs, impact of process variability on chip designs, characterizing server workloads for improving simulation and tracing technologies. Murali received his PhD from University of Michigan in 2001 focusing on prefetching techniques for irregular application. Murali enjoys hiking, running, and best of all traveling around the world with his wife and three year old handful!
